|
|
|
|
 |
 |
 |
|
|
|
|
|
|
|
Cart contains 0 of 5 items.
|
|
|
|
 |
|
|
|
 |
 |
|
|
 |
 |
 |
 |
|
|
 |
 |
|
 |
|
|
 |
|
|
 |
 |
|
|
|
 |
|
|
|
 |
|
|
|
|
|
|
|
 |
|
|
|
 |
|
|
|
|
|
|
|
|
|
|
|
 | Analysis and Design of Digital Integrated Circuits, 3rd Edition
|
 |  | David A. Hodges, UNIV OF CALIF-BERKELEY Horace G. Jackson, University of California, Berkeley Resve A Saleh, NSERC/PMC-Sierra Chair in University of British Columbia
| | Hardcover, 600 pages | | ©2004, ISBN-13 9780072283655 | | | Publisher's Retail Price:$202.81
 |
| | Bookstore's Wholesale Price:$162.25
 |
|
 |
|
|
|
|
|
|
|
|

|  | | Description | The third edition of Hodges and Jackson's Analysis and Design of Digital Integrated Circuits has been thoroughly revised and updated by a new co-author, Resve Saleh of the University of British Columbia. The new edition combines the approachability and concise nature of the Hodges and Jackson classic with a complete overhaul to bring the book into the 21st century.
The new edition has replaced the emphasis on Bipolar with an emphasis on CMOS. The book focuses on the latest CMOS technologies and uses standard deep submicron models throughout the book.
The material on memory has been expanded and updated. As well the book now includes more on SPICE simulation and new problems that reflect recent technologies.
The emphasis of the book is on design, but it does not neglect analysis and has as a goal to provide enough information so that a student can carry out analysis as well as be able to design a circuit. This book provides an excellent and balanced introduction to digital circuit design for both students and professionals.
|
| Table of Contents |
1 Deep Submicron Digital IC Design
2 MOS Transistors
3 Fabrication, Layout and Simulation
4 MOS Inverter Circuits
5 Static MOS Gate Circuits
6 High-Speed CMOS Logic Design
7 Transfer Gate and Dynamic Logic Design
8 Semiconductor Memory Design
9 Additional Topics in Memory Design
10 Interconnect Design
11 Power Grid and Clock Design
Appendix A A Brief Introduction to Spice
Appendix B Bipolar Transistors and Circuits
|
 | New Features | The book has been extensively revised to emphasize CMOS rather than Bipolar technology. The material on Memory has been thoroughly updated and expanded; the book now includes two chapters that cover memory design.
Wires have become increasingly important over the last ten years. The revision includes coverage of this crucial topic.
New material on optimization techniques is incorporated in the third edition. The outdated MOS transistor model used throughout the book has been replaced with the now standard deep submicron model.
The third edition features increased emphasis on SPICE simulation The problems and examples are updated to reflect recent technology and design issues.
Saleh brings his industry experience to bear by adding many new industry examples throughout the book.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
 |
|
|
|
|
|
|
|
 |
|
|
 |
|
|
|
 |
|
|
 |
|
|
|
 |
|
 |
|
 |
|
|
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
|